12-channel DDR5-5600 to keep the 96 cores busy. Are the memory controllers in the chiplets? Would make sense as they don’t scale with the smaller more expensive nodes.