• ShunyaAtma@alien.topB
      link
      fedilink
      English
      arrow-up
      1
      ·
      10 months ago

      That’s exactly what is done during bring up of new SoCs. Memory controllers are either non-functional in early prototypes or a miniature design is put into a bunch of FPGAs with only a single core and caches. The cache lines and TLB entries are primed and pinned with all relevant code and data pages before booting up a kernel.

        • ShunyaAtma@alien.topB
          link
          fedilink
          English
          arrow-up
          1
          ·
          10 months ago

          Not sure if you meant to point out something else but initramfs or ramdisks are loaded on to RAM itself which is already up and running at that point. RAM initialization is usually initiated by early boot firmware and information about the physical address map is eventually passed on to the OS kernel which later sets up paging (virtual memory).

      • VegetableNatural@alien.topB
        link
        fedilink
        English
        arrow-up
        1
        ·
        10 months ago

        On coreboot this boot method is called CAR, Cache as RAM, pretty interesting usage of cache to be honest, no need to add separate SRAM if you already have some

    • AgeOk2348@alien.topB
      link
      fedilink
      English
      arrow-up
      1
      ·
      10 months ago

      not only possible people have done it. dunno if theyve done it on amd but some soc have.

    • froop@alien.topB
      link
      fedilink
      English
      arrow-up
      1
      ·
      10 months ago

      Xeon Max will boot without any RAM installed at all. Though I’m not sure it counts, considering it has 64gb built into the cpu.